Feeds

Deep inside Intel's 'Ivy Bridge' chip

A really small Sandy Bridge. And more

Build a business case: developing custom apps

IDF 2011 Intel's next-generation "Ivy Bridge" chips will include a host of improvements, including integrated graphics that the company claims will narrow the lead now held by AMD's Fusion APUs.

"I expect that that gap, from everything that I've seen, is closing fast," Intel's director of graphics architecture Tom Piazza told an Ivy Bridge confab on Tuesday at the Intel Developer Forum (IDF), when he was asked if Intel was closing the performance gap with its competition – presumably AMD.

"I don't see any reason why it won't close all the way," he confidently continued, "and maybe you'll be asking the other guys that question in a year or two."

Improved graphics performance is not the only architectural improvement in Ivy Bridge over Intel's current "Sandy Bridge" chips. Also new, said Ivy Bridge interconnect and integration engineer Varghese George at the same session, are support for low-power DDR3L memory, dynamic (no reboot) overclocking control of both the compute and graphics cores, power-management improvements, security enhancements to guard against escalation of privilege attacks, and more.

Intel Ivy Bridge

Ivy Bridge is not just a shrink of Sandy Bridge from 32nm to 22nm ...

Intel Ivy Bridge

... it includes improvements to a host of architectural improvements, as well

Such a significant redesign is unusual in Intel's "tick-tock" chip-release cadence, in which a tick in a process shrink – say, from 32nm to 22nm – and a tock is a new architecture. During his IDF keynote on Wednesday, Intel's PC client honcho Mooly Eden referred to Ivy Bridge as "a tick-plus" – a scaled-down version of Sandy Bridge, but with its own architectural improvements.

Eden focused on one of those improvements, a power-saving enhancement called power-aware interupt routing, or PAIR, which intelligently sends interrupts to cores that are already up and running, rather than to those that have been powered down and are comfortably asleep.

Accessories and external devices continually send interrupts to a CPU to check on what's what. USB, for example sends around three thousand interrupts per second – and if a core is asleep, it must wake up to handle that interrupt before it can go back to sleep.

"And the minute it wakes up, it starts consuming power," Eden explained, "and it tries to go back to sleep and [the interrupt] wakes it up – and you know how annoying it is when you wake up and sleep and wake up and sleep."

Without PAIR, Mooley said, each of USB's 3,000 interrupts per second are sent to core 0 – and if core 0 is asleep, USB wakes it up, which wastes power. Simply put, PAIR routes interrupts to a core that's already awake, thus saving power. A small amount, to be sure, but in the world of power management, many small amounts can add up to significant power savings.

Build a business case: developing custom apps

More from The Register

next story
The agony and ecstasy of SteamOS: WHERE ARE MY GAMES?
And yes it does need a fat HDD (or SSD, it's cool with either)
Apple's iWatch? They cannae do it ... they don't have the POWER
Analyst predicts fanbois will have to wait until next year
Barnes & Noble: Swallow a Samsung Nook tablet, please ... pretty please
Novelslab finally on sale with ($199 - $20) price tag
Kate Bush: Don't make me HAVE CONTACT with your iPHONE
Can't face sea of wobbling fondle implements. What happened to lighters, eh?
Apple to build WORLD'S BIGGEST iStore in Dubai
It's not the size of your shiny-shiny...
Just in case? Unverified 'supersize me' iPhone 6 pics in sneak leak peek
Is bigger necessarily better for the fruity firm's flagship phone?
Steve Jobs had BETTER BALLS than Atari, says Apple mouse designer
Xerox? Pff, not even in the same league as His Jobsiness
Apple analyst: fruity firm set to shift 75 million iPhones
We'll have some of whatever he's having please
prev story

Whitepapers

Implementing global e-invoicing with guaranteed legal certainty
Explaining the role local tax compliance plays in successful supply chain management and e-business and how leading global brands are addressing this.
Top 10 endpoint backup mistakes
Avoid the ten endpoint backup mistakes to ensure that your critical corporate data is protected and end user productivity is improved.
Top 8 considerations to enable and simplify mobility
In this whitepaper learn how to successfully add mobile capabilities simply and cost effectively.
Rethinking backup and recovery in the modern data center
Combining intelligence, operational analytics, and automation to enable efficient, data-driven IT organizations using the HP ABR approach.
Reg Reader Research: SaaS based Email and Office Productivity Tools
Read this Reg reader report which provides advice and guidance for SMBs towards the use of SaaS based email and Office productivity tools.