Feeds

Intel outs future Xeon chip porn

Get a load of them cores!

The essential guide to IT transformation

ISSCC Intel was not about to pre-announce all the feeds and speeds of its future Xeon and Itanium processors at the IEEE's International Solid-State Circuits Conference in San Francisco this week. But its chip engineers are just like all the others attending the event. They want to show off the electrical engineering marvels they have created, and they did lift a little curtain on future "Sandy Bridge-EP" and "Westmere-EX" Xeon processors, due later this year.

As El Reg previously reported, the chip giant also closed out the enterprise processor sessions at ISSCC with details on the forthcoming "Poulson" Itanium chip, which sports eight completely redesigned cores. So Itanium would not get lost in the shuffle and would get top billing as the press rolled into ISSCC on Sunday, Intel did prebriefings on the Poulson chip last week so the stories would come out ahead of the paper presented by engineer Reid Riedlinger.

The eight-core Poulson chip is the kicker to the current quad-core "Tukwila" Itanium 9300 processor. It was designed by a team of engineers spread across its Fort Collins, Colorado, and Hudson, Massachusetts, facilities, which are obviously historically connected to the chip design teams affiliated with the PA-RISC chips from HP and the Alpha chips from Digital Equipment. Intel borged those teams many years ago in the wake of HP and Compaq/Digital adopting the Itanium chip. The Westmere-EX processor, aimed at high-end servers, was designed at Intel's Bangalore, India, facility, while the Sandy Bridge-EN chip, aimed at entry and midrange servers, was designed by engineers in Santa Clara, California.

Shankar Sawant, an engineer on the Westmere-EX team, presented a paper that generically discussed this Xeon chip, which is socket-compatible with the current "Nehalem-EX" Xeon 6500 and 7500 processors that were announced in March 2010. The Xeon 7500 chip pretty much replaced the Itanium in the affections and server lineups of everyone but HP, which has to continue to use the Itanium to support HP-UX, OpenVMS, and NonStop workloads. The Xeon 6500 are low-powered versions of the Nehalem-EX aimed at HPC clusters with only two processor sockets; the Xeon 7500s and the "Boxboro" chipset shared by Xeon 6500/7500 and Itanium 9300 chips are designed for systems with two, four, or eight sockets.

The Westmere-EX is a tick on the Intel tick-tock rhythm, which means it is a processor shrink on the prior chip design. The Xeon 7500 was implemented using Intel's 45 nanometer processes and had eight cores, each with two virtual threads (what Intel calls HyperThreading) that make it look like sixteen cores to operating systems and hypervisors. The Westmere-EX will be a shrink to 32 nanometers, allowing for more components to be crammed onto the slice of silicon dioxide and for the chip to run faster or cooler at the same clock speed - whatever Intel and its customers think is best. What we know for sure is that Westmere-EX is a ten-core chip with twenty threads.

But if you look at the block diagram for the Westmere-EX, one thing becomes immediately obvious. Take a look:

Intel Westmere-EX block diagram

The cores are numbered and are on the outside, with the "last level cache," which in the Xeon 7600 processors, as the Westmere-EX chips will almost certainly be called, all crammed into the center of the chip. In the dead center of the chip is the QuickPath Interconnect router, and the "uncore" strip that includes this router (the six black squares in the center of the die) splits the chip in two horizontally.

Boost IT visibility and business value

More from The Register

next story
Pay to play: The hidden cost of software defined everything
Enter credit card details if you want that system you bought to actually be useful
Shoot-em-up: Sony Online Entertainment hit by 'large scale DDoS attack'
Games disrupted as firm struggles to control network
HP busts out new ProLiant Gen9 servers
Think those are cool? Wait till you get a load of our racks
Silicon Valley jolted by magnitude 6.1 quake – its biggest in 25 years
Did the earth move for you at VMworld – oh, OK. It just did. A lot
VMware's high-wire balancing act: EVO might drag us ALL down
Get it right, EMC, or there'll be STORAGE CIVIL WAR. Mark my words
Forrester says it's time to give up on physical storage arrays
The physical/virtual storage tipping point may just have arrived
prev story

Whitepapers

Top 10 endpoint backup mistakes
Avoid the ten endpoint backup mistakes to ensure that your critical corporate data is protected and end user productivity is improved.
Implementing global e-invoicing with guaranteed legal certainty
Explaining the role local tax compliance plays in successful supply chain management and e-business and how leading global brands are addressing this.
Backing up distributed data
Eliminating the redundant use of bandwidth and storage capacity and application consolidation in the modern data center.
The essential guide to IT transformation
ServiceNow discusses three IT transformations that can help CIOs automate IT services to transform IT and the enterprise
Next gen security for virtualised datacentres
Legacy security solutions are inefficient due to the architectural differences between physical and virtual environments.