Feeds

Self-correcting memory arrives at last

Sadly we speak here of NAND Flash, not one's brain

Choosing a cloud hosting partner with confidence

Micron is putting error correction code (ECC) in its NAND chips to combat increased error rates as NAND process sizes shrink.

The company says that as NAND process sizes decrease to 20nm and then become even smaller, the bit error rates will rise, requiring NAND controllers in mobile phones and other flash-using devices to devote more processor cycles to detecting and recovering from errors.

It has developed ClearNAND technology which puts ECC functionality into the NAND chips and relieves the host processor of much ECC work. The first implementation is with Micron's 25nm multi-level cell (MLC) NAND products and comes in two versions.

Standard ClearNAND comes with the 8GB - 32GB chips, which are targeted at consumer electronic devices like portable media players. An Enhanced ClearNAND option is said by Micron to add specific but unidentified features to increase performance and reliability for high-capacity designs in enterprise and other computing applications.

We should think – or so El Reg supposes – of storage array solid state drive (SSD) tiers, banks of server cache and that sort of thing [Quite so - Ed]. Micron is making this available for its 16GB - 64GB products. NAND chips using both versions still have what Micron calls a traditional raw NAND interface.

Micron is expected to announce a process shrink down to the 20nm level in the next few months.

We could well imagine that on-chip ECC will become more important as 2-bit MLC progresses to 3- and 4-bit MLC where the number of cells and process shrinks could combine to increase the bit error rate substantially. Affordability, performance, reliability and endurance are going to be key to the acceptance of 2-, 3- and 4-bit MLC in flash-using devices and Micron has just added a reliability enhancement to its MLC products. Expect its competitors to follow suit. ®

Internet Security Threat Report 2014

More from The Register

next story
Azure TITSUP caused by INFINITE LOOP
Fat fingered geo-block kept Aussies in the dark
NASA launches new climate model at SC14
75 days of supercomputing later ...
Yahoo! blames! MONSTER! email! OUTAGE! on! CUT! CABLE! bungle!
Weekend woe for BT as telco struggles to restore service
You think the CLOUD's insecure? It's BETTER than UK.GOV's DATA CENTRES
We don't even know where some of them ARE – Maude
Cloud unicorns are extinct so DiData cloud mess was YOUR fault
Applications need to be built to handle TITSUP incidents
BOFH: WHERE did this 'fax-enabled' printer UPGRADE come from?
Don't worry about that cable, it's part of the config
Stop the IoT revolution! We need to figure out packet sizes first
Researchers test 802.15.4 and find we know nuh-think! about large scale sensor network ops
DEATH by COMMENTS: WordPress XSS vuln is BIGGEST for YEARS
Trio of XSS turns attackers into admins
prev story

Whitepapers

Why and how to choose the right cloud vendor
The benefits of cloud-based storage in your processes. Eliminate onsite, disk-based backup and archiving in favor of cloud-based data protection.
Forging a new future with identity relationship management
Learn about ForgeRock's next generation IRM platform and how it is designed to empower CEOS's and enterprises to engage with consumers.
10 ways wire data helps conquer IT complexity
IT teams can automatically detect problems across the IT environment, spot data theft, select unique pieces of transaction payloads to send to a data source, and more.
5 critical considerations for enterprise cloud backup
Key considerations when evaluating cloud backup solutions to ensure adequate protection security and availability of enterprise data.
High Performance for All
While HPC is not new, it has traditionally been seen as a specialist area – is it now geared up to meet more mainstream requirements?