Feeds

Convey upgrades hybrid core supercomputer

Drop-in FPGA upgrade

Internet Security Threat Report 2014

SC10 Not all of the talk at the SC10 supercomputing extravaganza in New Orleans is about GPU co-processors. Convey Computer – which burst into the HPC scene two years ago with a hybrid supercomputer that employs x64 processors and field programmable gate array (FPGA) accelerators – is upgrading its HC-1 supercomputer with a new generation of FPGAs.

Convey Computer's Hybrid Core-1 super is not all the rage like hybrid CPU-GPU machines, but for certain applications, a more expensive FPGA makes more sense as an accelerator because it can be programmed to have different personalities and to accelerate very specific algorithms. The original HC-1 runs a Linux software stack (of course), and put a Xilinx Virtex-5 FPGA inside of an old Xeon socket using the frontside bus architecture from the Xeon 5300 generation.

Convey has licensed both the frontside bus and the newer QuickPath Interconnect used in more modern Xeon 5500, 5600, 6500, and 7500 processors from the chip giant. But it has not yet implemented a QPI version of the machine. Bruce Toal, the company's co-founder and chief executive officer, said "it is getting close."

With the HC-1ex supercomputer announced at SC10, Convey is upgrading to the latest Virtex-6 FPGA, which offers nearly four times the elements of the prior generation of FPGAs and is yielding somewhere between two and three times more performance running certain algorithms compared to the HC-1 that started shipping in volume in the middle of last year.

The HC-1 and now the HC-1ex basically take a two-socket Xeon server and turn one of those sockets into a math co-processor for the other socket. (You can get the full details of the HC-1 architecture here in our coverage from a year ago.) The innovation that Convey has done with its design is not pairing an FPGA to CPU, but doing so using a custom motherboard that allows the two devices to have a cache-coherent shared virtual memory space, and with the integrated programming environment that Convey has created, applications see the x64 instruction set and a set of co-processor instructions implemented in the FPGA's personality. Programmers using standard C, C++, and Fortran compilers see the extra instructions implemented in the FPGA and can make use of them in their code.

The FPGA chip has 16 memory channels reaching out to the system, providing 80 GB/sec of bandwidth into the FPGA. The HC-1 system boards have four DIMM channels for the single x64 processor and 16 DIMM channels for the FPGA, which are linked to each other through the front side bus architecture - just like Xeon processors are hooked to each other in a two-socket machine. The HC-1 uses standard DIMMs that have been optimized for cache line transfers (sequential access) and also has a special set of scatter-gather DIMMs (SG-DIMMs) that are optimized for 8-byte transfers (random access). The Xeon side of the original system can support up to 32 GB of main memory for applications using 8 GB DIMMs, while the co-processor side of the system board can support up to 128 GB of memory.

Beginner's guide to SSL certificates

Next page: Xeon times four

More from The Register

next story
Docker's app containers are coming to Windows Server, says Microsoft
MS chases app deployment speeds already enjoyed by Linux devs
'Hmm, why CAN'T I run a water pipe through that rack of media servers?'
Leaving Las Vegas for Armenia kludging and Dubai dune bashing
'Urika': Cray unveils new 1,500-core big data crunching monster
6TB of DRAM, 38TB of SSD flash and 120TB of disk storage
Facebook slurps 'paste sites' for STOLEN passwords, sprinkles on hash and salt
Zuck's ad empire DOESN'T see details in plain text. Phew!
SDI wars: WTF is software defined infrastructure?
This time we play for ALL the marbles
Windows 10: Forget Cloudobile, put Security and Privacy First
But - dammit - It would be insane to say 'don't collect, because NSA'
Oracle hires former SAP exec for cloudy push
'We know Larry said cloud was gibberish, and insane, and idiotic, but...'
Symantec backs out of Backup Exec: Plans to can appliance in Jan
Will still provide support to existing customers
prev story

Whitepapers

Forging a new future with identity relationship management
Learn about ForgeRock's next generation IRM platform and how it is designed to empower CEOS's and enterprises to engage with consumers.
Why cloud backup?
Combining the latest advancements in disk-based backup with secure, integrated, cloud technologies offer organizations fast and assured recovery of their critical enterprise data.
Win a year’s supply of chocolate
There is no techie angle to this competition so we're not going to pretend there is, but everyone loves chocolate so who cares.
High Performance for All
While HPC is not new, it has traditionally been seen as a specialist area – is it now geared up to meet more mainstream requirements?
Intelligent flash storage arrays
Tegile Intelligent Storage Arrays with IntelliFlash helps IT boost storage utilization and effciency while delivering unmatched storage savings and performance.