Feeds

Intel finds cure for CPU old age

The self-healing chip

Secure remote control for conventional and virtual desktops

ISSCC Intel has developed a research microprocessor that it claims can improve throughput of degraded chips or chip environments by over 40 per cent. Such degradation might involve variations in supply voltage, temperature changes, or simply aging transistors.

As described by Intel staff research scientist Keith Bowman on Tuesday at the International Solid-State Circuits Conference (ISSCC) in San Francisco, these degradations can affect a chip's signal timing. To shield a processor from timing muck-ups, chip designers generally insert guardbands into the data flow, but Intel's new research chip works to minimize the use of guardbands.

The term "guardband" has different meanings in telecom and magnetic-media recording, but in microprocessor design, it refers to a timing differential between, say, data and clock signals. Since signal rates can vary, an extra slice of time - the guardband - is inserted into the design to allow for signals to communicate without being perfectly aligned.

The problem with the guardband method is that it wastes energy and time - and, in processor design, wasted time equals reduced throughput. The Intel research chip works to minimize the need for guardbands by detecting timing and instruction errors and modifying them dynamically.

To mitigate guardband inefficiency, Bowman and his team developed a chip that contains "resilient and adaptive circuits." The key to the design are embedded error-detection sequentials (EDS) and tunable replica circuits (TRC).

Boiled down to their essentials, EDS and TRC work together to detect errors, replay them as necessary to get correct results, and dynamically tune the chip's clock speed to allow for more error-free operation.

"The key research contributions of this work lie in the error detection, the error-correction circuits, as well as the adaptive clock controller," Bowman said.

"For error detection, we implement error-detection sequentials on actual critical paths in the core. And then we introduce the first implementation where we use a tunable replica circuit combined with error recovery that allows us to detect both fast-changing and slow-changing dynamic variations."

These types of error-reduction technologies have been around for awhile - Bowman himself has presented research results on his work on both EDS and TRC. Among the refinements this time around, he said, is a new recovery algorithm.

In addition, if the error-control unit sees the error frequency passing a selected threshold of forcing the chip to replay many instructions, it will trigger the adaptive clock controller to slow the chip's clock until the errors and replays decrease. When all is well again, it will then boost the clock back up.

Among the examples of the combined EDS and TRC effect, Bowman presented results comparing his team's chip with a garden-variety chip without these enhancements to show that his team's techniques can be used to either improve throughput or save energy.

Bowman said that if his team lowers the supply voltage of a conventional chip design so that there's equal energy relative to the EDS and the TRC, they can achieve a 41 per cent throughput gain with resilient circuits as compared to the conventional design. And if they increase the power supply of the conventional design so that they have an equal throughput, they can achieve a 22 per cent energy reduction. ®

Intelligent flash storage arrays

More from The Register

next story
PEAK APPLE: iOS 8 is least popular Cupertino mobile OS in all of HUMAN HISTORY
'Nerd release' finally staggers past 50 per cent adoption
Tim Cook: The classic iPod HAD TO DIE, and this is WHY
Apple, er, couldn’t get parts for HDD models
Apple spent just ONE DOLLAR beefing up the latest iPad Air 2
New iPads look a lot like the old one. There's a reason for that
Google Glassholes are UNDATEABLE – HP exec
You need an emotional connection, says touchy-feely MD... We can do that
Microsoft fitness bands slapped on wrists: All YOUR HEALTH DATA are BELONG TO US
Wearable will deliver 'actionable insights for healthier living'
Lawyers mobilise angry mob against Apple over alleged 2011 Macbook Pro crapness
We suffered 'random bouts of graphical distortion' - fanbois
Caterham Seven 160 review: The Raspberry Pi of motoring
Back to driving's basics with a joyously legal high
prev story

Whitepapers

Choosing cloud Backup services
Demystify how you can address your data protection needs in your small- to medium-sized business and select the best online backup service to meet your needs.
A strategic approach to identity relationship management
ForgeRock commissioned Forrester to evaluate companies’ IAM practices and requirements when it comes to customer-facing scenarios versus employee-facing ones.
High Performance for All
While HPC is not new, it has traditionally been seen as a specialist area – is it now geared up to meet more mainstream requirements?
New hybrid storage solutions
Tackling data challenges through emerging hybrid storage solutions that enable optimum database performance whilst managing costs and increasingly large data stores.
Protecting users from Firesheep and other Sidejacking attacks with SSL
Discussing the vulnerabilities inherent in Wi-Fi networks, and how using TLS/SSL for your entire site will assure security.