The Register® — Biting the hand that feeds IT

Feeds

Intel will flush Xeon line with six-core Dunny

Going native

SaaS data loss: The problem you didn’t know you had

Rarely the rebel, Intel looks to shake up the processor game with a six-core chip.

Some Intel slideware leaked onto the interweb shows the "Dunnington" version of Xeon arriving in the second half of this year with 6 cores. To date, the major chip makers have done two- and four-core processors, while Sun has an eight-core chip as well. Intel's upcoming chip is an apparent response to heavy lobbying from the Hex community.

Intel has been talking about Dunnington since 2005. It's been pitched as a Xeon made for larger servers. In addition, Dunnington stands as Australia's favorite Intel processor, owing to its roots in sewage disposal.

We digress.

According to the slideware, Dunnington will be a 45nm (Penryn) chip that allows each core to share 3M B of L2 cache. There's also a shared 16MB Level3 cache.

The chip will ship as part of the Caneland platform and be pin compatible with Intel's Tigerton processors. In addition, it will work with the Clarksboro chipset.

There are two other items of note with Dunnington. For one, it appears to be Intel's most serious native multi-core processor to date. In addition, it will still rely on a front side bus(1066MHz). Blech.

It would seem that someone at Sun leaked this presentation by accident. That's what you get for picking up Sun as a customer, Intel. But you can still view the slides here. ®

Steps to Take Before Choosing a Business Continuity Partner

Latest Comments

RE:Ken Hagan

Actualyl, yes there are tonnes of ways that Intel can improve their line. They really should just abandon the x86 architecture and expose the RISC cores of their chips. The horrible variable instruction length and execution time required by the Intel chips makes them extremely relient on internal register reordering, out-of-order-execution and what-not.

Removing those complex pieces of nasty would result in a much better execution profile, especially when it comes to branch prediction misses. Not to mention making it easier for compilers to optimize for the seperate execution pips.

0
0

@ Ken Hagan

Er, if you know of a way to increase performance that doesn't come under the three broad headings you've just mentioned, do tell....

How about hanging a large FPGA off the side of the processor and handing off tasks to it that can be more efficiently done in hardware.

0
0

Wither Tukwila?

Why on earth would anyone buy a four-core Tukwila when they can get a six-core Penryn?

If Dunny will fit in HP's double-height BL680c blade, that would be 192 cores per C-Class chassis. If HP can increase the memory in the BL680c to 256GB, they will have eight 24 core, 256GB servers in 10RU.

Tell me again why I need a Superdome?

0
0

More from The Register

SCO vs. IBM battle resumes over ownership of Unix
Zombie lawsuit back and wants to suck the brains out of Linux
 breaking news
You don't need phone lines or cable for ANYTHING, says Dish
The satellite-dish man can sort you out with phone and broadband over the air too
 breaking news
What's HP got under wraps? Looks awfully flash and tape shaped
What happens in Vegas won't stay there - we've got the details
Microsoft borks botnet takedown in Citadel snafu
Stupid Redmond kicked over our honeypots, wail white hats
IBM's $1bn layoffs latest: Now axe swings in US, Canada - reports
Union claims 121 storage bods canned after dismal sales
NetApp musters muscular cluster bluster for ONTAP busters
Storage array OS overhauled to juggle more nodes, go down on you, er, less
HP adds 'Haswell' Xeon E3s to entry ProLiant servers
Gussies up MicroServer for SMBs, adds baby switches