Feeds

HP gets denser, faster...

With nanowire chip advance

Protecting against web application threats using SSL

HP claims to have made a chip design breakthrough that could result in integrated circuits up to eight times denser than those currently in production.

The new technology would also use less energy per transaction than today's chips, if HP's computer models are correct.

The research has been published in the 24 January issue of Nanotechnology, titled "Nano/CMOS Architectures Using Field-Programmable Nanowire Interconnect".

The breakthrough specifically relates to field programmable gate arrays (FPGAs). For those not dealing with such things on a daily basis, HP explains that these are "integrated circuits with programmable logic components and interconnects that can be adapted by end-users for specific applications". CMOS, of course, stands for complementary metal-oxide semiconductor, the stuff of all chippage.

"As conventional chip electronics continue to shrink, Moore's Law is on a collision course with the laws of physics," said Stan Williams, co-author of the paper and director of quantum science research at HP Labs.

"Excessive heating and defective device operation arise at the nanoscale. What we've been able to do is combine conventional CMOS technology with nanoscale switching devices in a hybrid circuit to increase effective transistor density, reduce power dissipation, and dramatically improve tolerance to defective devices."

The new approach involves building a nanowire crossbar above the transistor layer. The CMOS then handles all the logic operations, while the nanowire deals with the signal routing. This frees up an enormous amount of processing power, since traditionally, between 80 and 90 per cent of traditional CMOS is used for signal routing.

Although the research currently exists only in a simulation, HP has started work on a real world version, and the researchers reckon it could have a working laboratory prototype within a year. Nothing if not ambitious, they estimate that their model, which uses 15-nanometer-wide crossbar wires over 45-nm half-pitch CMOS, could be technically viable by 2010. ®

Choosing a cloud hosting partner with confidence

More from The Register

next story
Wanna keep your data for 1,000 YEARS? No? Hard luck, HDS wants you to anyway
Combine Blu-ray and M-DISC and you get this monster
US boffins demo 'twisted radio' mux
OAM takes wireless signals to 32 Gbps
Google+ GOING, GOING ... ? Newbie Gmailers no longer forced into mandatory ID slurp
Mountain View distances itself from lame 'network thingy'
Apple flops out 2FA for iCloud in bid to stop future nude selfie leaks
Millions of 4chan users howl with laughter as Cupertino slams stable door
Students playing with impressive racks? Yes, it's cluster comp time
The most comprehensive coverage the world has ever seen. Ever
Run little spreadsheet, run! IBM's Watson is coming to gobble you up
Big Blue's big super's big appetite for big data in big clouds for big analytics
Seagate's triple-headed Cerberus could SAVE the DISK WORLD
... and possibly bring us even more HAMR time. Yay!
prev story

Whitepapers

Secure remote control for conventional and virtual desktops
Balancing user privacy and privileged access, in accordance with compliance frameworks and legislation. Evaluating any potential remote control choice.
WIN a very cool portable ZX Spectrum
Win a one-off portable Spectrum built by legendary hardware hacker Ben Heck
Storage capacity and performance optimization at Mizuno USA
Mizuno USA turn to Tegile storage technology to solve both their SAN and backup issues.
High Performance for All
While HPC is not new, it has traditionally been seen as a specialist area – is it now geared up to meet more mainstream requirements?
The next step in data security
With recent increased privacy concerns and computers becoming more powerful, the chance of hackers being able to crack smaller-sized RSA keys increases.