Feeds

AMD quad-core CPUs to become dualies to save power

Chips get extra, shared cache too

Gartner critical capabilities for enterprise endpoint backup

AMD's quad-core processor will become a dual-core processor if it decides the user isn't giving it enough work to do. The chip will also beef up the on-board cache with an extra level of memory shared between the four cores.

So reveal company next-generation architecture slides posted by HardOCP. Dubbed "ideal for 65nm SOI and beyond", the native quad-core die's four processing units are surrounded by an "expandable shared L3 cache". Each core will feature "improved branch prediction", the ability to do two 128-bit loads per cycle feeding into a "dual 128-bit SSE dataflow", and can execute up to four double-precision floating-point ops per cycle.

Updated on-board North Bridge components include four "ungangable" x16 HyperTransport links for up to 5.2bn transfers per second. AMD's slides also point to "next-generation memory support" including FB-DIMM support "when appropriate". As we've seen before, AMD expects that to be when the memory costs as much as DDR 2 does today.

More interesting is the quad-core processor's power management system, dubbed Dynamic Independent Core Management (DICE), which not only throttles back each core's clock frequency according to need but can also halt cores entirely to conserve power further. At what point the power management system decides to temporarily shut down one core or more isn't made clear.

More to the point, perhaps, how much of this will make it to the quad-core chips that AMD will actually ship remains open to question. Upon close examination, the slides are revealed to be dated 21 August 2005, and in the intervening 12 months AMD is likely to have revised the design of its quad-core architecture. ®

Next gen security for virtualised datacentres

More from The Register

next story
Reg man looks through a Glass, darkly: Google's toy ploy or killer tech specs?
Tip: Put the shades on and you'll look less of a spanner
So, Apple won't sell cheap kit? Prepare the iOS garden wall WRECKING BALL
It can throw the low cost race if it looks to the cloud
Apple promises to lift Curse of the Drained iPhone 5 Battery
Have you tried turning it off and...? Never mind, here's a replacement
Now that's FIRE WIRE: HP recalls 6 MILLION burn-risk laptop cables
Right in the middle of Burning Mains Man week
Apple's iWatch? They cannae do it ... they don't have the POWER
Analyst predicts fanbois will have to wait until next year
HUGE iPAD? Maybe. HUGE ADVERTS? That's for SURE
Noo! Hand not big enough! Don't look at meee!
Samsung Gear S: Quick, LAUNCH IT – before Apple straps on iWatch
Full specs for wrist-mounted device here ... but who'll buy it?
AMD unveils 'single purpose' graphics card for PC gamers and NO ONE else
Chip maker claims the Radeon R9 285 is 'best in its class'
One step closer to ROBOT BUTLERS: Dyson flashes vid of VACUUM SUCKER bot
Latest cleaner available for world+dog in September
prev story

Whitepapers

Best practices for enterprise data
Discussing how technology providers have innovated in order to solve new challenges, creating a new framework for enterprise data.
Implementing global e-invoicing with guaranteed legal certainty
Explaining the role local tax compliance plays in successful supply chain management and e-business and how leading global brands are addressing this.
Advanced data protection for your virtualized environments
Find a natural fit for optimizing protection for the often resource-constrained data protection process found in virtual environments.
How modern custom applications can spur business growth
Learn how to create, deploy and manage custom applications without consuming or expanding the need for scarce, expensive IT resources.
High Performance for All
While HPC is not new, it has traditionally been seen as a specialist area – is it now geared up to meet more mainstream requirements?