Feeds

Codename cornucopia reveals Intel's 65nm CPU plans

More CPUs, more supported L2 cache sizes

Intelligent flash storage arrays

Intel may be preparing to segment its next-generation 65nm desktop and mobile processor lines by taking a leaf out of arch-rival AMD's book and offering chips with a range of different cache sizes.

So we might conclude from the list of upcoming Intel CPUs for 2006 and 2007 published by Tom's Hardware. The list is a veritable dictionary of new codenames, but you can see some patterns begin to emerge.

'Conroe', Intel's already announced next-gen desktop chip, is due in Q3 2006, according to recent roadmap leaks. It will implement two cores on a single die, with 4MB of L2 cache shared between them. Alongside Conroe, Intel will offer 'Allendale', this time with 2MB of shared cache.

Conroe's mobile sibling is 'Merom', again well known to Intel watchers. Like Conroe, it's known to contain 4MB of shared L2. However, it will also be offered with 2MB of L2. Unlike Allendale, its desktop parallel, this second Merom doesn't have its own codename, at least not according to the Tom's Hardware list.

It will be followed in "mid-2007" by 'Stealey', a single-core mobile chip with 512KB of L2. Interestingly, the list has 'Cedar Mill', the single-core desktop part due early next year, down with 512KB, 1MB and 2MB of L2. Intel has already said, Cedar Mill will ship with 2MB of L2, but not the lower cache sizes.

Ahead of Stealey, in early 2007, Intel will allegedly offer 'Millville', a single core part with 1MB of cache. Whether it's aimed at desktops or notebooks isn't clear.

Mid-2007 will see the debut of 'Kentsfield', a dual-core chip created from two single-core dies connected within the same package, much as two Cedar Mills will next quarter be combined to form the dual-core 'Presler'. Kentsfield has 4MB of cache, suggesting its single-core sibling - its equivalent of Cedar Mill - will have 2MB of L2. Whether that single-core chip is Milville isn't clear, but it could be.

What these many chips reveal is a shift toward different incarnations of the same CPU being offered with different L2 cache sizes. It's a logical move, now that Intel is de-emphasising clock speeds. AMD already uses 512KB and 1MB cache sizes to offer chips at the same clock speed but different model numbers, and it looks like Intel will do the same.

In the server space, the Yonah-derived 'Sossaman' is well known, as is the Merom/Conroe-based server chip 'Woodcrest'. Woodcrest has 4MB of shared cache and two dies on a single die. The first quad-core chip is due "mid-2007", implemented using multiple dies, and codenamed 'Clovertown'. It has 4MB of cache, the report claims. ®

Top 5 reasons to deploy VMware with Tegile

More from The Register

next story
Don't wait for that big iPad, order a NEXUS 9 instead, industry little bird says
Google said to debut next big slab, Android L ahead of Apple event
Netscape Navigator - the browser that started it all - turns 20
It was 20 years ago today, Marc Andreeesen taught the band to play
A drone of one's own: Reg buyers' guide for UAV fanciers
Hardware: Check. Software: Huh? Licence: Licence...?
The Apple launch AS IT HAPPENED: Totally SERIOUS coverage, not for haters
Fandroids, Windows Phone fringe-oids – you wouldn't understand
Apple SILENCES Bose, YANKS headphones from stores
The, er, Beats go on after noise-cancelling spat
Here's your chance to buy an ancient, working APPLE ONE
Warning: Likely to cost a lot even for a Mac
Xiaomi boss snaps back at Jony Ive's iPhone rival 'theft' swipe
I'll have a handset delivered. Judge us after you try us...
prev story

Whitepapers

Forging a new future with identity relationship management
Learn about ForgeRock's next generation IRM platform and how it is designed to empower CEOS's and enterprises to engage with consumers.
Why cloud backup?
Combining the latest advancements in disk-based backup with secure, integrated, cloud technologies offer organizations fast and assured recovery of their critical enterprise data.
Win a year’s supply of chocolate
There is no techie angle to this competition so we're not going to pretend there is, but everyone loves chocolate so who cares.
High Performance for All
While HPC is not new, it has traditionally been seen as a specialist area – is it now geared up to meet more mainstream requirements?
Intelligent flash storage arrays
Tegile Intelligent Storage Arrays with IntelliFlash helps IT boost storage utilization and effciency while delivering unmatched storage savings and performance.