Feeds

Codename cornucopia reveals Intel's 65nm CPU plans

More CPUs, more supported L2 cache sizes

SANS - Survey on application security programs

Intel may be preparing to segment its next-generation 65nm desktop and mobile processor lines by taking a leaf out of arch-rival AMD's book and offering chips with a range of different cache sizes.

So we might conclude from the list of upcoming Intel CPUs for 2006 and 2007 published by Tom's Hardware. The list is a veritable dictionary of new codenames, but you can see some patterns begin to emerge.

'Conroe', Intel's already announced next-gen desktop chip, is due in Q3 2006, according to recent roadmap leaks. It will implement two cores on a single die, with 4MB of L2 cache shared between them. Alongside Conroe, Intel will offer 'Allendale', this time with 2MB of shared cache.

Conroe's mobile sibling is 'Merom', again well known to Intel watchers. Like Conroe, it's known to contain 4MB of shared L2. However, it will also be offered with 2MB of L2. Unlike Allendale, its desktop parallel, this second Merom doesn't have its own codename, at least not according to the Tom's Hardware list.

It will be followed in "mid-2007" by 'Stealey', a single-core mobile chip with 512KB of L2. Interestingly, the list has 'Cedar Mill', the single-core desktop part due early next year, down with 512KB, 1MB and 2MB of L2. Intel has already said, Cedar Mill will ship with 2MB of L2, but not the lower cache sizes.

Ahead of Stealey, in early 2007, Intel will allegedly offer 'Millville', a single core part with 1MB of cache. Whether it's aimed at desktops or notebooks isn't clear.

Mid-2007 will see the debut of 'Kentsfield', a dual-core chip created from two single-core dies connected within the same package, much as two Cedar Mills will next quarter be combined to form the dual-core 'Presler'. Kentsfield has 4MB of cache, suggesting its single-core sibling - its equivalent of Cedar Mill - will have 2MB of L2. Whether that single-core chip is Milville isn't clear, but it could be.

What these many chips reveal is a shift toward different incarnations of the same CPU being offered with different L2 cache sizes. It's a logical move, now that Intel is de-emphasising clock speeds. AMD already uses 512KB and 1MB cache sizes to offer chips at the same clock speed but different model numbers, and it looks like Intel will do the same.

In the server space, the Yonah-derived 'Sossaman' is well known, as is the Merom/Conroe-based server chip 'Woodcrest'. Woodcrest has 4MB of shared cache and two dies on a single die. The first quad-core chip is due "mid-2007", implemented using multiple dies, and codenamed 'Clovertown'. It has 4MB of cache, the report claims. ®

Combat fraud and increase customer satisfaction

More from The Register

next story
WTF happened to Pac-Man?
In his thirties and still afraid of ghosts
Reg man builds smart home rig, gains SUPREME CONTROL of DOMAIN – Pics
LightwaveRF and Arduino: Bright ideas for dim DIYers
Leaked pics show EMBIGGENED iPhone 6 screen
Fat-fingered fanbois rejoice over Chinternet snaps
Apple patent LOCKS drivers out of their OWN PHONES
I'm sorry Dave, I'm afraid I can't let you text that
Microsoft signs Motorola to Android patent pact – no, not THAT Motorola
The part that Google never got will play ball with Redmond
Slip your finger in this ring and unlock your backdoor, phone, etc
Take a look at this new NFC jewellery – why, what were you thinking of?
Happy 25th birthday, Game Boy!
Monochrome handset ushered in modern mobile gaming era
Rounded corners? Pah! Amazon's '3D phone has eye-tracking tech'
Now THAT'S what we call a proper new feature
Zucker punched: Google gobbles Facebook-wooed Titan Aerospace
Up, up and away in my beautiful balloon flying broadband-bot
prev story

Whitepapers

Mobile application security study
Download this report to see the alarming realities regarding the sheer number of applications vulnerable to attack, as well as the most common and easily addressable vulnerability errors.
3 Big data security analytics techniques
Applying these Big Data security analytics techniques can help you make your business safer by detecting attacks early, before significant damage is done.
The benefits of software based PBX
Why you should break free from your proprietary PBX and how to leverage your existing server hardware.
Securing web applications made simple and scalable
In this whitepaper learn how automated security testing can provide a simple and scalable way to protect your web applications.
Combat fraud and increase customer satisfaction
Based on their experience using HP ArcSight Enterprise Security Manager for IT security operations, Finansbank moved to HP ArcSight ESM for fraud management.