IDF Intel's follow-up to 'Whitefield', its four-core, next-generation microarchitecture-based Xeon MP chip, will be called 'Dunnington', the chip giant let slip yesterday.

It's one of the few codenames that hasn't been bandied about freely at this summer's Intel Developer Forum, but Digital Enterprise Group chief Pat Gelsinger mentioned it once during his show keynote yesterday, unless our ears deceive us, and it we spotted it on one of his presentation slides too.

Whitefield is expected to be the first Xeon MP part - sorry, Xeon 7000 part - to ship with an integrated North Bridge, part of Intel's scheme to provide a single system logic infrastructure for both Xeon and Itanium platforms.

If Whitefield doesn't get its own memory controller, it seems likely that Dunnington will. Whitefield is a certainly a four-core part, so it's a good bet that Dunnington will incorporate at least that number, probably even eight.

"...and quad-core and beyond capabilities, such as with Whitefield and our Dunnington development..." said Gelsinger yesterday. Should there be a 'respectively' in there, we wonder?

Given Dunnington's potential 2008 launch date, it could well be one of Intel's first 45nm parts. If it is a 45nm part - and that's by no means certain at this stage - it will almost certainly offer more cache than Whitefield's 16MB.

Tulsa, the 65nm dual-core Xeon MP 'old microarchitecture' part that will ship before Whitefield contains 16MB of shared L3 cache and 1MB of L2 cache per core, Gelsinger said. ®

Related stories

• Dell goes for gold at the virtualization Olympics (10 September 2008)
• Intel will flush Xeon line with six-core Dunny (25 February 2008)
• Intel completes 'Operation Catch-up' with Tulsa release (29 August 2006)
• Intel's CSI to outperform AMD's Hypertransport (12 December 2005)
• Exclusive Intel's Xeon chip kill is result of chaos in India (28 October 2005)
• Intel slashes 2MB Xeon DP prices (12 September 2005)
• Intel EOLs 533MHz FSB Xeon CPUs (6 September 2005)
• IBM shows Xeon-based server fatty (24 August 2005)
• IDF Brute force attack planned by Intel to blunt AMD's edge (24 August 2005)
• Near IDF Brash AMD says server chip future is two years back (24 August 2005)
• IDF Intel confirms Yonah, Sossaman will offer virtualisation (23 August 2005)
• IDF Intel tweaks EM64T for full AMD64 compatibility (23 August 2005)
• IDF Intel answers AMD's dual-core chip challenge with French joke (23 August 2005)
• IDF Merom, Conroe, Woodcrest lose HyperThreading (23 August 2005)
• IDF Intel looks to low-power, high-performance chip future (22 August 2005)
• Intel brings forward 90nm dual-core Xeons (16 August 2005)