Intel's 'Yonah' to supersede 'Dothan' Q2 06

Dual-core drive revealed

  • alert
  • submit to reddit

Roadmap Intel's 65nm dual-core Pentium M successor, codenamed 'Yonah', will ship at 1.67, 1.84, 2.0 and 2.17GHz when it debuts early next year, the latest company roadmaps to be made public reveal.

The four dual-core incarnations will be accompanied by just one 2MB L2 single-core version of the part, as Intel had already announced, clocked at 1.67GHz.

That part looks set to follow standard single-core Pentium M nomenclature, shipping as the 756 alongside today's 740, 750, 760,770 and now 780, all of which will continue to be made available through Q1 2006, according to roadmap details posted by Japanese website PCWatch.

The dual-core Yonahs will, like the dual-core Pentium D, take on a new model number series, as yet undetermined - or, at least, not mentioned on the roadmap - with the first four chips set as the x20, x30, x40 and x50.

Q1 2006 will also see the arrival of the x38 and x48, dual-core low-voltage parts, clocked at 1.50 and 1.67GHz, respectively. Come Q3 2006, and Intel will introduce the 1.84GHz x58, alongside the 2.34GHz x60, and the 1.84GHz 766, the latter based on the single-core Yonah.

Stepping back a quarter, in Q2 2006, a 1MB L2 version of the single-core Yonah will take the Celeron M family into the 65nm era with the 420, followed by the 430 and 410 mid-way through Q3. Clock speeds are not known, but it looks like they will supersede the old 3xx series chips at the same time.

Q2 looks likely to see the debut of dual-core ultra-low voltage dual-core Yonahs, at 1.06 and 1.20GHz, along with the single-core ULV Celeron M 423 - again, its clock frequency is not known.

The speeds and feeds of 'Merom', Yonah's successor aren't clear either, but the roadmap suggests a late Q3/early Q4 introduction.

Yonah will bring support for Intel's Virtualisation and Advanced Management technologies to the Centrino platform, not to mention SSE 3 support and a new power management system, dubbed Dynamic Power Co-ordination, which synchronises the two cores' individual Enhanced SpeedStep power-saving technologies. ®

Related stories

Intel to build DRAM units into desktop, mobile CPUs?
Intel pitches Pentium M-based 'Sossaman' server chip
Intel 'ditches' high-end 'Centrino 3' chipset
Intel: next-gen dual-cores not NetBurst
Intel: 65nm output to surpass 90nm production Q3 06
Intel confirms 'Conroe'
Intel 'Yonah' to boost Centrino media speed


Designing a Defense for Mobile Applications
Learn about the various considerations for defending mobile applications - from the application architecture itself to the myriad testing technologies.
Implementing global e-invoicing with guaranteed legal certainty
Explaining the role local tax compliance plays in successful supply chain management and e-business and how leading global brands are addressing this.
Top 8 considerations to enable and simplify mobility
In this whitepaper learn how to successfully add mobile capabilities simply and cost effectively.
Seven Steps to Software Security
Seven practical steps you can begin to take today to secure your applications and prevent the damages a successful cyber-attack can cause.
Boost IT visibility and business value
How building a great service catalog relieves pressure points and demonstrates the value of IT service management.