Feeds

Intel 'Nocona' Xeon to get 'no execute' support

Core update due late September

  • alert
  • submit to reddit

Top 5 reasons to deploy VMware with Tegile

Intel will ship Xeon processors capable of supporting Windows XP Service Pack 2 Data Execution Prevention (DEP) security feature from 24 September, company documents seen by The Register reveal.

On Monday, Intel will begin shipping its 90nm 'Nocona' Xeon DP chip. Derived from the 'Prescott' Pentium 4, Nocona will support an 800MHz frontside bus speed and be made available in clock frequencies from 2.8GHz to 3.6GHz. The chips contain 1MB of L2 cache. They also support Intel's AMD64-like 64-bit x86 instruction set extensions, EM64.

Monday's parts will be based on the chip's D-0 core. But just as Intel is upgrading the D-0 P4 core to version E-0, so too will the new Xeon get a similar upgrade.

But while E-0 P4s are scheduled to arrive early October, the E-0 Xeons will ship a few weeks ahead of them, in late September.

According to the Intel documentation, the Xeon E-0 stepping provides support for the "execution disable bit", which is the hardware foundation upon which WinXP SP2's DEP is built. Essentially, it prevents executable code running when it's located in a page of memory earmarked for data. AMD's CPUs have had the feature for some time - AMD calls it 'No-execute Page Protection', or NX for short - and Transmeta is building it into the 90nm version of its Efficeon x86-compatible CPU.

The P4 is expected to gain DEP support in Q4 2004, but at this stage, it's not clear whether the feature will come from the E-0 stepping. Intel's P4 documentation doesn't say so, but the technology's incorporation into the 90nm Xeon suggests it could well be.

However, the anticipated timing of a P4 with the "execution disable bit" provision coincided with the original timeframe for the 4GHz P4. That part has been put back to Q1 2005, Intel has admitted, which could also push back DEP support.

The Xeon E-0 stepping will also "incorporate planned power optimisations to enable speed enhancements", including Thermal Monitor 2 and an enhanced processor halt state. ®

Related stories

Intel to add NX security to Pentium 4 in Q4
Intel to update 90nm Mobile P4 core
Intel preps P4 core update
64-bit WinXP set-back forced Intel to delay 4GHz P4?
Intel feels more 'complete' with release of 64-bit Xeon
Intel unveils 64-bit capable Xeon

Beginner's guide to SSL certificates

More from The Register

next story
Ellison: Sparc M7 is Oracle's most important silicon EVER
'Acceleration engines' key to performance, security, Larry says
Oracle SHELLSHOCKER - data titan lists unpatchables
Database kingpin lists 32 products that can't be patched (yet) as GNU fixes second vuln
Lenovo to finish $2.1bn IBM x86 server gobble in October
A lighter snack than expected – but what's a few $100m between friends, eh?
Ello? ello? ello?: Facebook challenger in DDoS KNOCKOUT
Gets back up again after half an hour though
Hey, what's a STORAGE company doing working on Internet-of-Cars?
Boo - it's not a terabyte car, it's just predictive maintenance and that
prev story

Whitepapers

Forging a new future with identity relationship management
Learn about ForgeRock's next generation IRM platform and how it is designed to empower CEOS's and enterprises to engage with consumers.
Storage capacity and performance optimization at Mizuno USA
Mizuno USA turn to Tegile storage technology to solve both their SAN and backup issues.
The next step in data security
With recent increased privacy concerns and computers becoming more powerful, the chance of hackers being able to crack smaller-sized RSA keys increases.
Security for virtualized datacentres
Legacy security solutions are inefficient due to the architectural differences between physical and virtual environments.
A strategic approach to identity relationship management
ForgeRock commissioned Forrester to evaluate companies’ IAM practices and requirements when it comes to customer-facing scenarios versus employee-facing ones.