Feeds

Intel 'Nocona' Xeon to get 'no execute' support

Core update due late September

  • alert
  • submit to reddit

Next gen security for virtualised datacentres

Intel will ship Xeon processors capable of supporting Windows XP Service Pack 2 Data Execution Prevention (DEP) security feature from 24 September, company documents seen by The Register reveal.

On Monday, Intel will begin shipping its 90nm 'Nocona' Xeon DP chip. Derived from the 'Prescott' Pentium 4, Nocona will support an 800MHz frontside bus speed and be made available in clock frequencies from 2.8GHz to 3.6GHz. The chips contain 1MB of L2 cache. They also support Intel's AMD64-like 64-bit x86 instruction set extensions, EM64.

Monday's parts will be based on the chip's D-0 core. But just as Intel is upgrading the D-0 P4 core to version E-0, so too will the new Xeon get a similar upgrade.

But while E-0 P4s are scheduled to arrive early October, the E-0 Xeons will ship a few weeks ahead of them, in late September.

According to the Intel documentation, the Xeon E-0 stepping provides support for the "execution disable bit", which is the hardware foundation upon which WinXP SP2's DEP is built. Essentially, it prevents executable code running when it's located in a page of memory earmarked for data. AMD's CPUs have had the feature for some time - AMD calls it 'No-execute Page Protection', or NX for short - and Transmeta is building it into the 90nm version of its Efficeon x86-compatible CPU.

The P4 is expected to gain DEP support in Q4 2004, but at this stage, it's not clear whether the feature will come from the E-0 stepping. Intel's P4 documentation doesn't say so, but the technology's incorporation into the 90nm Xeon suggests it could well be.

However, the anticipated timing of a P4 with the "execution disable bit" provision coincided with the original timeframe for the 4GHz P4. That part has been put back to Q1 2005, Intel has admitted, which could also push back DEP support.

The Xeon E-0 stepping will also "incorporate planned power optimisations to enable speed enhancements", including Thermal Monitor 2 and an enhanced processor halt state. ®

Related stories

Intel to add NX security to Pentium 4 in Q4
Intel to update 90nm Mobile P4 core
Intel preps P4 core update
64-bit WinXP set-back forced Intel to delay 4GHz P4?
Intel feels more 'complete' with release of 64-bit Xeon
Intel unveils 64-bit capable Xeon

Secure remote control for conventional and virtual desktops

More from The Register

next story
HP busts out new ProLiant Gen9 servers
Think those are cool? Wait till you get a load of our racks
Like condoms, data now comes in big and HUGE sizes
Linux Foundation lights a fire under storage devs with new conference
Community chest: Storage firms need to pay open-source debts
Samba implementation? Time to get some devs on the job
Silicon Valley jolted by magnitude 6.1 quake – its biggest in 25 years
Did the earth move for you at VMworld – oh, OK. It just did. A lot
Forrester says it's time to give up on physical storage arrays
The physical/virtual storage tipping point may just have arrived
prev story

Whitepapers

5 things you didn’t know about cloud backup
IT departments are embracing cloud backup, but there’s a lot you need to know before choosing a service provider. Learn all the critical things you need to know.
Implementing global e-invoicing with guaranteed legal certainty
Explaining the role local tax compliance plays in successful supply chain management and e-business and how leading global brands are addressing this.
Backing up Big Data
Solving backup challenges and “protect everything from everywhere,” as we move into the era of big data management and the adoption of BYOD.
Consolidation: The Foundation for IT Business Transformation
In this whitepaper learn how effective consolidation of IT and business resources can enable multiple, meaningful business benefits.
High Performance for All
While HPC is not new, it has traditionally been seen as a specialist area – is it now geared up to meet more mainstream requirements?