Feeds

SiS Pentium 4 DDR chipset details leak

Not as smart as Acer Labs' rival part

  • alert
  • submit to reddit

Details of SiS' official Pentium 4 chipset - as opposed to VIA's unofficial one, see VIA Pentium 4 chipset ships to mobo makers - have emerged on the Web over at Overclockers Workbench.

SiS' chipset, the SiS 645, comprises a Northbridge part of the same name and a Southbridge called the SiS 961. Connecting the two is a 533MBps bus.

The Northbridge supports PC333 and PC266 DDR memory and PC133 SDRAM - up to 3GB of it. It connects to the P4 over a 400MHz frontside bus. Oh, and it supports an AGP 4x bus too.

The Suthbridge supports pretty much what you'd expect: ACR and CNR slots, AC97 compatible audio, Dolby 5.1 audio output, ACPI 1.1, APM 1.2, two USB controllers supporting up to six USB connectors, ATA100/66/33 dual-IDE channels and supports for up to six PCI slots. It also supprts 100Mbps Ethernet and HomePNA.

That leaves it less interesting than Acer Labs' official P4 chipset, which is said to have Sony Memory Stick and USB 2.0 support too. It also supports AGP 8x. ®

Related Stories

Acer Labs P4 chipset gets USB 2, Memory Stick support
VIA Pentium 4 chipset ships to mobo makers

Related Link

OC Workbench: SiS P4 DDR chipset details

Whitepapers

A strategic approach to identity relationship management
ForgeRock commissioned Forrester to evaluate companies’ IAM practices and requirements when it comes to customer-facing scenarios versus employee-facing ones.
Storage capacity and performance optimization at Mizuno USA
Mizuno USA turn to Tegile storage technology to solve both their SAN and backup issues.
High Performance for All
While HPC is not new, it has traditionally been seen as a specialist area – is it now geared up to meet more mainstream requirements?
Beginner's guide to SSL certificates
De-mystify the technology involved and give you the information you need to make the best decision when considering your online security options.
Security for virtualized datacentres
Legacy security solutions are inefficient due to the architectural differences between physical and virtual environments.