Feeds

IBM to debut ‘Gigaprocessor’ CPU at Hot Chips

Power4 chip to be first multi-core part in PowerPC family

  • alert
  • submit to reddit

Secure remote control for conventional and virtual desktops

IBM will next week unveil its latest Power CPU, the chip line that formed the basis for the PowerPC family. The Power4 processor will beat Motorola to the goal of unveiling a multi-core PowerPC chip. According to EE Times, Power4 will contain two cores and an L2 cache on a single die constructed using a 0.18 micron process and copper interconnect technology. The chip is scheduled to be unveiled at a paper given at the Hot Chips conference next week. Members of the chip's development team said the chip will support a bus speed of greater than 500MHz, and while they would not confirm the chip's clock speed, they did say their goal was a bus speed half the frequency of the clock speed, clearly implying CPU speeds of 1GHz or more. That suggests that the Power4 is the so-called 'Gigaprocessor' outlined by the project's head, Charles Moore, at the Microprocessor Forum last October. When quizzed about the difference between a server-oriented CPU and a more general microprocessor, Moore pointed to the former's high level of reliability, extended multi-processing capability, very high I/O bandwidth and focus on minimising memory latency -- the imbalance in speed between processor, system bus and RAM. According to the latest reports, the Power4 is designed to support 32-way MP systems, using 16 of the dual-core chips. The processor is due to ship in 2001, which may well put it behind Motorola's multi-core version of the PowerPC G4, codenamed v'ger, which is due late 2000. That said, it looks likely IBM will unveil its chip before Motorola, which has yet to officially release the initial, single-core iteration of the G4. That launch is due to take place "sometime in the third quarter", according to Motorola PowerPC marketing manager Will Swearingen. ®

Secure remote control for conventional and virtual desktops

More from The Register

next story
The 'fun-nification' of computer education – good idea?
Compulsory code schools, luvvies love it, but what about Maths and Physics?
Ex-US Navy fighter pilot MIT prof: Drones beat humans - I should know
'Missy' Cummings on UAVs, smartcars and dying from boredom
Facebook, Apple: LADIES! Why not FREEZE your EGGS? It's on the company!
No biological clockwatching when you work in Silicon Valley
Happiness economics is bollocks. Oh, UK.gov just adopted it? Er ...
Opportunity doesn't knock; it costs us instead
'Cowardly, venomous trolls' threatened with TWO-YEAR sentences for menacing posts
UK government: 'Taking a stand against a baying cyber-mob'
Sysadmin with EBOLA? Gartner's issued advice to debug your biz
Start hoarding cleaning supplies, analyst firm says, and assume your team will scatter
Doctor Who's Flatline: Cool monsters, yes, but utterly limp subplots
We know what the Doctor does, stop going on about it already
prev story

Whitepapers

Forging a new future with identity relationship management
Learn about ForgeRock's next generation IRM platform and how it is designed to empower CEOS's and enterprises to engage with consumers.
Cloud and hybrid-cloud data protection for VMware
Learn how quick and easy it is to configure backups and perform restores for VMware environments.
Three 1TB solid state scorchers up for grabs
Big SSDs can be expensive but think big and think free because you could be the lucky winner of one of three 1TB Samsung SSD 840 EVO drives that we’re giving away worth over £300 apiece.
Reg Reader Research: SaaS based Email and Office Productivity Tools
Read this Reg reader report which provides advice and guidance for SMBs towards the use of SaaS based email and Office productivity tools.
Security for virtualized datacentres
Legacy security solutions are inefficient due to the architectural differences between physical and virtual environments.