Feeds

Motorola preps enhanced PowerPC G3

Faster, smaller G3 to match IBM's fast silicon on insulator based PPCs

  • alert
  • submit to reddit

High performance access to file storage

Even as Motorola is -- we hope -- gearing up for its launch of the PowerPC 7400, aka G4, the company appears to be continuing to evolve the current G3 line. According to anonymous sources cited by Apple-oriented Web site MacOS Rumors, the G3, officially known, in its two versions, as the PowerPC 740 and 750 (the 740 is the release that's pin-compatible with the old PPC 603/604 chips), will be updated as the PowerPC 745 and 755, respectively. Codenamed Goldfinger, the upgrades will take the chips' clock speeds to 500MHz and beyond. Bus multiplier support will be raised from the current 8x to 10x and above. The source claimed the new chips would be manufacturered at a 0.22 process, but since the current top-speed G3 chips are already produced at that spec., we suspect the new ones could be shrunk to 0.20 micron, the same as the upcoming G4, using copper interconnect technology. IBM is already preparing speed-hiked PPC 750s based on its silicon on insulator (SOI) technology, so clearly Motorola feels the need give its own version of the chip a boost, and while Motorola is concentrating on the G4, making the rumoured upgrades to the G3 line is perfectly plausible. Initially shipping at 0.2 micron, IBM's SOI G3 will rapidly move down the micron scale to 0.18 and, later, 0.13, according to earlier reports. The 0.18 micron SOI-based PPC is likely to be the next iteration of the G4, however, one that will take the processor's clock speed beyond 600MHz. If the G4 debuts, as Motorola has pledged, before October, the second release could happen as soon as early to mid-2000. Towards the end of next year, Motorola has roadmapped the release of the next major G4 upgrade, codenamed 'V'ger', which integrates four PPC 7400 cores on a single chip. It is now believed that V'ger will also integrate 256KB of L2 cache on the die and support up to 8MB of L3 cache in a backside configuration. The L1 caches will be increased from the G3 and early G4's 32KB data/32KB instruction configuration to 64KB each. ®

High performance access to file storage

More from The Register

next story
Sorry London, Europe's top tech city is Munich
New 'Atlas of ICT Activity' finds innovation isn't happening at Silicon Roundabout
MtGox chief Karpelès refuses to come to US for g-men's grilling
Bitcoin baron says he needs another lawyer for FinCEN chat
Dropbox defends fantastically badly timed Condoleezza Rice appointment
'Nothing is going to change with Dr. Rice's appointment,' file sharer promises
Audio fans, prepare yourself for the Second Coming ... of Blu-ray
High Fidelity Pure Audio – is this what your ears have been waiting for?
Did a date calculation bug just cost hard-up Co-op Bank £110m?
And just when Brit banking org needs £400m to stay afloat
Zucker punched: Google gobbles Facebook-wooed Titan Aerospace
Up, up and away in my beautiful balloon flying broadband-bot
Apple DOMINATES the Valley, rakes in more profit than Google, HP, Intel, Cisco COMBINED
Cook & Co. also pay more taxes than those four worthies PLUS eBay and Oracle
It may be ILLEGAL to run Heartbleed health checks – IT lawyer
Do the right thing, earn up to 10 years in clink
prev story

Whitepapers

Securing web applications made simple and scalable
In this whitepaper learn how automated security testing can provide a simple and scalable way to protect your web applications.
Five 3D headsets to be won!
We were so impressed by the Durovis Dive headset we’ve asked the company to give some away to Reg readers.
HP ArcSight ESM solution helps Finansbank
Based on their experience using HP ArcSight Enterprise Security Manager for IT security operations, Finansbank moved to HP ArcSight ESM for fraud management.
The benefits of software based PBX
Why you should break free from your proprietary PBX and how to leverage your existing server hardware.
Mobile application security study
Download this report to see the alarming realities regarding the sheer number of applications vulnerable to attack, as well as the most common and easily addressable vulnerability errors.