How Cyrix sees bus architecture
Outlines the problems and opportunities
Posted in Business, 30th April 1999 10:12 GMT
Webcast: Building Applications for the 21st Century
Chip manufacturer Cyrix has posted an interesting presentation it made at the WinHEC conference at the beginning of the month. Thanks to JC for pointing us to the PDF file here. The presentation contains clear diagrams which show the layout of typical frontside and traditional "backside" (ahem) architecture. It also points to the problems involved in implementing level one and level two caches on microprocessors and contrasted integrated level two cache with external cache. If you read between the lines, you will detect some future technology Cyrix will integrate. ®

The Register Guide to Extended Validation
Ten Cooling Solutions to Support High-Density Server Deployment [WP42]
LDAP Injection [3-2APZ1KL]
Blind SQL Injection [3-2APYM5E]
Preventing Google Hacking [3-2APYMGU]

Still sending naked email? Get your protection here
T-Mobile G1 Google Android-based smartphone
Ubuntu 8.10 - All Hail new Network Manager
OpenOffice 3.0 - the only option for masochistic Linux users