Feeds

AMD, Intel locked in bus marketing war

Celeron with 100MHz frontside bus next year?

  • alert
  • submit to reddit

Build a business case: developing custom apps

Intel is likely to introduce a Celeron processor with a 100MHz bus next year but will wait until Katmai is released to differentiate these processors from its low end chips, it has emerged. But the possibility of a 100MHz Celeron is likely to confuse end users, already bewildered by a plethora of clock speeds, different chip flavours and branding campaigns. Yesterday, AMD claimed it had an edge on Intel's technology because it would have a frontside bus of 200MHz on its forthcoming K7. (Story: K7 architecture to stay slottish) However, end users and others should beware because AMD and Intel are not comparing apples with apples, warned senior Dataquest UK analyst Joe D'Elia. He said: "The front side bus tends to be where the DRAM is concentrated. Yes, Intel will do a 133MHz front side bus, unfortunately they will not connect DRAM to it. Next year, the chipsets will support Direct Rambus with a direct connection to the processor at 800MHz and that is independent of the front side bus." D'Elia said: "The K7 bus is totally different -- it doesn't have a bus in the same way -- it has a point to point bus, so everything connected to it has its own access." Chip companies should not use front side bus speeds as a marketing device, he said. "If they do so, they're not comparing apples with apples". He said: "Mendocino is the same core as Deschutes so it can run at 100MHz but whether Intel decides to do so is purely a marketing decision. Intel has to differentiate the Celeron from the Pentium II. If they can get it to run at the same bus speed, people would ask why should they buy Pentium IIs." D'Elia said: "When Katmai comes out with the 820 chipset, it will work with Direct Rambus later next year and then Intel can differentiate it from the Celeron. At that point, Intel could release a Celeron with a 100MHz bus." But the slot architecture is unlikely to disappear for Intel processors, said D'Elia. He said that the slot architecture was necessary for processors at the high end because it gave greater flexibility, particularly at the high end. "Xeons do need the ability to have different cache sizes," he said. "High end machines couldn't do it on a single die using present technology and it would be too expensive anyway. Nor can you put the cache on the motherboard because you would have performance degradations." An Intel representative said: "The Pentium II will never be socketed." Roadmaps showed slot architecture up to the end of next year at least. He confirmed it was feasible to create Celerons with 100MHz frontside buses but said no decision had yet been made about whether Intel would release one. As already revealed here, Intel will release a 366MHz Celeron in early January, a 433MHz Celeron in February and a 466MHz Celeron after that. ®

Boost IT visibility and business value

More from The Register

next story
Video of US journalist 'beheading' pulled from social media
Yanked footage featured British-accented attacker and US journo James Foley
Microsoft exits climate denier lobby group
ALEC will have to do without Redmond, it seems
Caught red-handed: UK cops, PCSOs, specials behaving badly… on social media
No Mr Fuzz, don't ask a crime victim to be your pal on Facebook
Barnes & Noble: Swallow a Samsung Nook tablet, please ... pretty please
Novelslab finally on sale with ($199 - $20) price tag
Ballmer leaves Microsoft board to spend more time with his b-balls
From Clippy to Clippers: Hi, I see you're running an NBA team now ...
Kate Bush: Don't make me HAVE CONTACT with your iPHONE
Can't face sea of wobbling fondle implements. What happened to lighters, eh?
Amazon takes swipe at PayPal, Square with card reader for mobes
Etailer plans to undercut rivals with low transaction fee offer
Assange™: Hey world, I'M STILL HERE, ignore that Snowden guy
Press conference: ME ME ME ME ME ME ME (cont'd pg 94)
Call of Duty daddy considers launching own movie studio
Activision Blizzard might like quality control of a CoD film
prev story

Whitepapers

Implementing global e-invoicing with guaranteed legal certainty
Explaining the role local tax compliance plays in successful supply chain management and e-business and how leading global brands are addressing this.
Top 10 endpoint backup mistakes
Avoid the ten endpoint backup mistakes to ensure that your critical corporate data is protected and end user productivity is improved.
Top 8 considerations to enable and simplify mobility
In this whitepaper learn how to successfully add mobile capabilities simply and cost effectively.
Rethinking backup and recovery in the modern data center
Combining intelligence, operational analytics, and automation to enable efficient, data-driven IT organizations using the HP ABR approach.
Reg Reader Research: SaaS based Email and Office Productivity Tools
Read this Reg reader report which provides advice and guidance for SMBs towards the use of SaaS based email and Office productivity tools.