Feeds

Second-stage PowerPC G4 details emerge

Motorola to offer multi-core CPU at 1GHz early 2000

  • alert
  • submit to reddit

Top three mobile application threats

Tantalising details have emerged of Motorola's plans for the forthcoming PowerPC G4 processor. According to information received by Apple-oriented Web site MacOS Rumors, the first G4 CPU, codenamed 'Max', is designed to push the transition between old, G3-based hardware and new systems designed specifically for G4. Max will be made available in 300-500MHz clock speeds, utilise 0.18-micron copper wiring technology, contain two 32K on-chip L1 caches and support up to 2MB of backside L2 cache. A 1.8V processor core will offer reduced power consumption. The chip will also provide a new 128-bit 'MaxBus' bus technology, which allows CPUs to communicate directly with each other in multiprocessor systems. However, older 64-bit '60x' buses will also be supported. Max will be 30-50 per cent faster than the PowerPC 750, and will ship with Motorola's AltiVec vector processing extensions for greater performance gains in graphics and multimedia applications. It is scheduled to ship in volume by the middle of next year. Beyond Max lies 'V'Ger' (named after an alien entity in the first Star Trek film, trivia fans). Initially running at 500MHz, Motorola has it mapped out to 800MHz and beyond to 1GHz. V'Ger will contain multiple Max cores, all of which can be switched on and off, on the fly, according to performance and power consumption requirements. 0.15-micron supports higher clock speeds while keeping power comsumption down, and further performance is gained from an on-chip L2 cache. The chip will support up to 8MB of external L3 cache, but it's unclear how much difference this will really make unless the on-chip L2 is actually quite small. V'Ger should ship late 1999, early 2000. ®

3 Big data security analytics techniques

More from The Register

next story
Sorry London, Europe's top tech city is Munich
New 'Atlas of ICT Activity' finds innovation isn't happening at Silicon Roundabout
MtGox chief Karpelès refuses to come to US for g-men's grilling
Bitcoin baron says he needs another lawyer for FinCEN chat
Dropbox defends fantastically badly timed Condoleezza Rice appointment
'Nothing is going to change with Dr. Rice's appointment,' file sharer promises
Audio fans, prepare yourself for the Second Coming ... of Blu-ray
High Fidelity Pure Audio – is this what your ears have been waiting for?
Did a date calculation bug just cost hard-up Co-op Bank £110m?
And just when Brit banking org needs £400m to stay afloat
Zucker punched: Google gobbles Facebook-wooed Titan Aerospace
Up, up and away in my beautiful balloon flying broadband-bot
Apple DOMINATES the Valley, rakes in more profit than Google, HP, Intel, Cisco COMBINED
Cook & Co. also pay more taxes than those four worthies PLUS eBay and Oracle
prev story

Whitepapers

Designing a defence for mobile apps
In this whitepaper learn the various considerations for defending mobile applications; from the mobile application architecture itself to the myriad testing technologies needed to properly assess mobile applications risk.
3 Big data security analytics techniques
Applying these Big Data security analytics techniques can help you make your business safer by detecting attacks early, before significant damage is done.
Five 3D headsets to be won!
We were so impressed by the Durovis Dive headset we’ve asked the company to give some away to Reg readers.
The benefits of software based PBX
Why you should break free from your proprietary PBX and how to leverage your existing server hardware.
Securing web applications made simple and scalable
In this whitepaper learn how automated security testing can provide a simple and scalable way to protect your web applications.